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TECHNICAL MEMORANDUM X- 7334i 
EVALUATION OF A HIGH POWER INVERTER 

FOR POTENTIAL SPACE APPLICATIONS 

INTRODUCTION 

The ADM-006 inverter evaluated in this test program (Fig. 1)Utilizes 
a unique method of using power switching circuits to produce three-phase low 
harmonic content voltages for possible future high power inverter applications 
such as may be found on Space Station, Spacelab, etc. This method, developed 
by Delco Electronics Division of General Motors Corporation, is referred to as 
the "Power Center" approach to inverter design. 
The primary purpose of tins test program was to evaluate Delco' s 
claims on inverter performance (Appendix A), especially when supplying non­
linear or transient loads, and evaluate the inverter as a possible candidate for 
future high power inverter applications. A secondary benefit of this program 
was to familiarize MSFC personnel with characteristics of the Power Center 
approach employed in the ADM-006 Inverter. 
ADM-006 INVERTER CIRCUIT DESCRIPTION 
The complete power circuit for the three-phase inverter consists of left, 
center, and right circuits, each generating corresponding segments of an approxi­
mation of a sine wave without filtenng. The inverter consists of a power center 
which is a three-phase thyristor bndge circuit, a step-former which is a tapped 
autotransformer with the necessary thyristor and transistor switches for step 
selection, a diode-thyristor circuit that energizes the autotransformer for 
"left" and "right" circuit operation, and a set of thyristors called phase selec­
tors that connect the left and right step voltages to the three phase output lines in 
the proper sequence. The center circuit handles more than 80 percent of the 
power at approximately 99 percent efficiency. This is the basis for the name 
Power Center. The remaining 20 percent of the power passes through the less 
efficient autptransforiner and associated circuitry. This circuitry, although 
handling only a small portion of the total power, provides a significant con­
tnbution to the low distortion sine-wave output. 
TEST PROCEDURES AND RESULTS 
The ADM-006 inverter was tested m accordance with MSFC test procedure 
40M22460 which is included in Appendix B of this report. Procedures are 
specified in 40M22460 for performing the following tests: (a) rated power out­
put tests, (b) rated output voltage tests, (a) power factor and waveform tests, 
(d) low input voltage tests, and (e) rectifier load tests. 
A photograph of the typical laboratory test setup is presented in Figure 2. 
Rated Output Power Tests 
The inverter performed satisfactonly when delivering balanced and 
unbalanced three-phase loads continuous and up to a 28.6 kW load (short term 
overload rating is 25 kVA) for 1 rmn. Test results are shown in Table 1. 
Maximum power delivered to the load was 21.2 kW and not 24 kW as specified 
in the test procedure. The difference in loading can be attrbuted to the fact 
that the load bank used was calibrated to deliver rated power (per switch and 
vernier control settings) at input voltages of 120 V. However, the inverter was 
run at loads up to 28.6 kVA (4.62 kW resistive and 8.0 kYAR inductive per phase 
on load bank dial settings) for periods of appronmately 2 min in an unspecified 
overload test. The inverter automatically shuts itself down when thermal 
limitations are exceeded, and the inverter did successfully shut down during 
operation of this overloaded condition. 
Inverter efficiency versus resistive and inductive loads are plotted in 
Figure 3. 
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Rated Output Voltage Test 
These tests were conducted to determine inverter regulation and distor­
tion when operating at rated load. Voltage regulation in percent is defined by 
VNo Load - VFull Load >( 100


VFull Load


Using this formula and the data in Table 2, regulation is determined to be 3. 9 
percent which is slightly higher than the 3. 3 percent quoted by Delco. Output 
voltage is plotted versus load current in Figure 4. Total harmonic distortion 
was measured and found to be no worse than 3.2 percent for purely resistive 
three-phase loads (Fig. 5). 
Power Factor and Waveform Tests 
These tests were performed to determine the inverter' s reaction to 
inductive or capacitive loads of varying power factors. Data from these tests 
are shown in Tables 3 and 4. Graphical interpretation of the data is shown in 
Figures 6 through 9. The highest total harmonic distortion measured occurred 
daring inductive loading and was within Delco' s specified 4 percent (measured 
3.6 percent as shown in Table 3 and Fig. 7). A review of the data supports 
the claim that the Delco Power Center inverter (ADM-006) is relatively 
insensitive to capacitive and inductive loads (reactive). Inverter efficiency 
drops as reactive loading is increased (Figs. 6 and 9). Note also that harmonic 
distortion increases with increased reactive loading. The increased harmonic 
content produced by the reactive loading results in increased losses (and 
decreased efficiency) in the inverter primarily because the power center with 
just two semiconductor junction voltage drops and a 99 percent efficiency is 
handling a smaller percentage of the total current. Because of the reactive 
loads (current lagging or leading voltage), power that was handled by the power 
center now is channeled through the autotransformer and left or right circuits 
by the step/phase selectors. Power flowing through this path encounters 11 
semiconductor junction voltage drops which is 9 junctions more than encountered 
when traveling through the power center route. Figures 10 through 14 show 
inverter waveforms for the different types of loads. 
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Low Input Voltage Test 
A test was conducted to verify that the inverter would operate satisfac­
torily at-input voltages-as low as-t 90 Vdc. Data were-also taken-of-input volt­
ages of -115 Vdc and the results from both tests are shown in Table 5. 
The inverter provided three-phase balanced power of 15 kVA at power 
factors of 1.0 and 0.6. Data accumulated here and in Table 3 were used to plot 
the curves shown in Figure 9. Since there is no output voltage regulation on 
the ADM-006, output voltage phase to neutral varies directly with the input 
voltage. Hence, inverter efficiency decreases as the output voltage decreases, 
as shown in Figure 9. The decrease in efficiency can be attributed to the 
increasing significance of semiconductor junction voltage drops and other 
constant losses in the inverter as the power being processed is decreased 
Rectifier Load Tests 
The purpose of these tests was to determine if the ADM-006 would deliver 
undistorted power to nonlinear loads such as full or half wave rectified bridges 
with filter capacitors. Tests were generally performed as indicated in Procedure 
40M22460; however, some changes had to be made to preclude blowing fuses in 
the inverter. The large initial surge of current required to charge the bank of 
capacitors in the filter would repeatedly blow fuses in the inverter because of 
the inverters overload current sense and crowbar protection scheme. There­
fore, to run these tests, the capacitors first had to be charged up to their 
ultimate working dc voltage level (Vou t in Table 6) which was done with an 
external power supply. This voltage, for the half wave rectified, is approxi­
mately 1. 4 times the inverter t s line to neutral voltage and for the full wave 
rectified is approximately 1.4 times the inverters line to line voltage. Data 
for these tests are shown in Table 6. Figures 15 through 18 show inverter 
output voltage and current wave forms as various nonlinear loads are applied. 
The ADM-006 can be seen to deliver power to nonlinear loads with very little 
increased distortion (I percent higher than the Delco specified 4 percent). A 
more realistic and less severe test would have been performed with a more 
typical LC filter. Startup problems would have been eliminated and distortion 
would have been even less as demonstrated by an unscheduled test. 
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CONCLUSIONS 
These tests show that the ADM-006 Power Center Inverter essentially 
met or exceeded all of Delco' s claims excluding voltage regulation (3.9 versus 
3.3 percent) and would be a good candidate for future high power inverter apphca­
tions such as may be found on Space Station, Spacelab, etc. 
Numerous small unexplained problems were encountered during opera­
tion of the inverter, 1.e , frequent shutdown of the inverter by blown fuses or 
a tripped circuit breaker These nuisance shutdowns were attributed to noise 
in the automatic protection circuits. 
Replacement of all integrated circuit devices in these circuits with CMOS 
or high noise resistant devices would have prevented most, if not all, of the 
problems encountered during testing Space applications of this type of inverter 
should incorporate this change 
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TABLE 1. RATED OUTPUT POWER TESTS


I 
Phase A 
Phase B 
Phase C 
(kW Setting) 
V to Corn+ 
V_ to Corn 
(Vdc)


6(+) 
 
6H 
(Ado) 
VA-N 
VBN 
VCN 
 
(V trms) 
I
A 
 
'1 
IC 
'N 
(A rms) 
Load (Phase A) 
Load (Phase B) 
Load (Phase C) 
(w) 
Total Load 
Calculated 
Note: Power Factor 
2h 
minimum 
5 
5 
5 
+142 
 
-142 
55.3 
 
-56.2 
114.68 
114.67 
115.14 
43.49 
 
43.62 
43.5 
1.8 
4987.4 
5001.9 
5019.0 
15 008 
= 1.0 
2h 
minimum 
5 
5 
2 
+142 
 
-142 
+45.3 
 
-46.2 
114.01 
114.11 
118.39 
43.12 
 
43.5 
20.23 
23.65 
4916 
 
4964 
 
2395 
 
12 275 
IV V 
1 min 1 min 
8 8 
8 8 
8 4 
+142 +142 
-142 -142 
78.8 65.8 
-79.7 -66.6 
113.47 112.65 
113.21 112.55 
113.81 117.88 
61.45 60.76 
62.09 61.76 
62.19 32.86 
2.06 29.09 
6973 6845 
7029 6951 
7192 3871 
21 194 17 667 
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TABLE 2. RATED OUTPUT VOLTAGE TESTS


Phase B 0.0 kW 1.5 kW 3.0 kW 4.5 kW 5.0 kW 
Balanced 
3 Phase Load 
(kW) 
No Load 4.5 9.0 13.5 15.0 
V+ to Com 
V­ to Corn 
(Vdc) 
142 
-142 
142 
-142 
142 
-142 
142 
-142 
142 
-142 
IN (+) 
6(-) 
(Ado) 
+1.5 
-1.2 
+16.9 
-16.5 
31.8 
-31.7 
+46.6 
-46.4 
51.4 
-51.3 
VA-N 
VBN 
VcN 
(V trms) 
119.3 
119.3 
119.4 
117.00 
116.90 
117.10 
116.00 
116.00 
116.20 
115.1 
115.1 
115.40 
114.80 
114. 80 
115.1 
IA 0 12.07 23.90 35.48 39.28 
IB 
IC 
'N 
(Ar ms) 
0 
0 
0 
12.11 
12.28 
0.50 
24.00 
24.26 
0.945 
35.73 
36.14 
1.33 
39.58 
40.04 
1.46 
Total Power 
Calculated 
(kW) 
0 4.26 8.4 12.4 13.7 
THD (%) 3.2 2.71 2.4 2.18 2.14 
Note: Power Factor = 1.0 
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O TABLE 3. POWER FACTOR AND WAVEFORM TESTS (INDUCTIVE LOADS) 
Resistive (kW) 
per Phase 
Inductive (kVAR) 
per Phase 
 
Balanced (kvA) 
3 Phase Load 
Power Factor 
V+ to Common 
V- to Common 
(+) 
I. (-H 
IA (A lTs) 
IB (Arms) 
IC (Arms) 
IN (Arms) 
2.5 
4.33 
 
15 
0.5 
147 
147 
32.2 
33.7 
41.8 
42.5 
 
43.0 
0.85 
3.0 
4.0 
 
15 
0.6 
147.3 
147.3 
35.8 
39.2 
42.1 
42.9 
43.3 
1.16 
3.5 
3.57 
 
15 
0.7 
147.4 
 
147.7 
40 
43.8 
42.1 
42.7 
 
43.3 
1.25 
4.0 
3.00 
 
15 
0.8 
148.1 
148.1 
44.4 
47.9 
 
42.0 
42.6 
43.2 
1.33 
4.5 5.0 
2.18 0 
15 15 
0.9 1.0 
148.3 148 
148.3 148 
48.8 53.4 
51.8 54.8 
41.7 4Q.9 
42.1 41.2 
42.8 411.9 
1.30 11.45 
TABLE 3. (Concluded) 
VA N (V trms) 119.8 119.9 120 120 119.9 120.1 
VB- N (V trms) 120.0 120.0 120.1 120.1 119.9 120.1 
Vc N (v trms) 120.1 120.2 120.4 120.3 120.2 120.4 
THD(%) 3.6 3.6 3.5 3.35 3.2 2.52 
to 
TABLE 4. POWER FACTOR AND WAVEFORM TESTS (CAPACITIVE LOADS) 
Resistive (kW) 
per Phase


Setting 0.58 0.75 0.98 1.33 2.06 5.0


Capacitive Load 
(kVAR) per 
Phase Setting 1.0 1.0 1.0 1.0 1.0 0 
Balanced 3 Phase 
Load Setting 
(kVA) 3.46 3.75 4.2 5.0 6.88 15 
Power Factor 0.5 0.6 0.7 0.8 0.9 1.0 
VL-N (V trms) 120 120 120 120 120 120 
V+ to Common 
(Vdc) 142 142.4 142.6 143.1 144.5 148 
V- to Common 
(Vdc) 142 142. 3 142.7 143.1 144.5 148 
I (+) (Adc) 7.8 9.3 11.4 15.1 23.2 53 
IIN (-) (Adc) 8.6 10.2 12.7 16.5 24.1 53.7 
VA-N (V trms) 
VU N (v trms)s 
VC N (V trms) 

IA (A rms) 

IB (A rms) 

IC (Arms) 

IN (A rms) 

THD(%) 

120 

119.9 
120 

9.95 
10.06 
10.2 
0.73 
3.2 
TABLE 4. 
120 

120 

120 

10.56 
10.66 
10.8 
0.73 
3.23 
(Concluded) 
120 

120 

120.1 
11.64 

11.68 
11.82 
1.08 
3.2 
120 

119.9 
120 

13.8 
13.86 
14.03 
1.26 
3.1 
120 

120 

120.1 
19.16 
19.33 
19.54 
0.94 
2.71 
120 

120 

120.3 
41.06 
41.4 
41.96 
1.44 
2.39 
TABLE 5. LOW INPUT VOLTAGE TESTS


Input Voltage 
Power Factor 
Balanced 3 Phase 
Load (kVA) 
 
V+ to Corn (Vdc) 
 
V-to Corn (Vdc) 
 
VAN (V trms) 
 
VBN (V trms) 
 
VCN (v trms) 
 
I+ (Ado) 
 
I_ (Adc) 
 
IA (A rms) 
 
IB(A rms) 
1c/I N (Arms) 
THD(%) 
+115 Vdc 
1.0 0.6 
15 15 
115.0 115.0 
115.0 115.0 
92.6 93.2 
92.6 93.4 
92.8 93.5 
41.1 27.9 
42.1 30.8 
31.5 32.8 
1.7 38.4 
32.2/1.13 33.8/0.85 
2.5 3.7 
+90 Vdc 
1.0 0.6 
15 15 
90.0 90.0 
90.0 90.0 
71.8 72.7 
71.8 72.8 
71.9 72.9 
31.8 21.8 
32.4 24.5 
24.3 25.6


24.5 26.1


24.9/0.92 26.4/0.62


2.65 3.9
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TABLE 6. RECTIFIER LOAD TESTS


Half Wave Full Wave 
No. Transf. 
With Transf. 
SI Open S1 Closed R RC RLC 
V+ (Vdc) 
V­ (Vdc) 
142 
142 
142 
142 
144.6 
144.5 
142 
142 
142.4 
142.2 
142.1 
142.1 
I+ (Ado) 
I­ (Ado) 
17.8 
4.3 
20.9 
3.5 
18.7 
3.7 
15.6 
15 
15.4 
15.9 
15.7 
14.9 
IA (A rms) 
1B (A rms) 
IC (A rms) 
IN (A rms) 
13.2 
13.2 
13.5 
17.3 
14.8 
14.8 
14.8 
13.4 
13.7 
13.6 
17.5 
11.4 
11.4 
11.6 
12.85 
13.01 
13.34 
11.4 
11.4 
11.6 
Io t (Ado) 
Vou t (Vdc) 
16.3 
152.5 
15.5 
150.1 
15.9 
152.5 
14.2 
271.2 
15.4 
273 
13.8 
271 
output (V) 
Ripple pp 3.5 3 3.5 40 0.6 0.5a 
cA-
VA N (V trms) 118.1 117.9 120.1 ,117.7 118.6 117.7 
TABLE 6. (Concluded) 
Half Wave Full Wave 
With Transf. 
No. Transf. Si Open Si Closed R RC lLC 
VB-N (v trms) 118.1 117.9 120 117.6 118.6 117.6 
VC-N (V trms) 118.1 118 120.2 117.8 118.7 117.8 
THD (%) 4.95 5 4.98 3.65 4.8 3.88 
Load Setting 
(kW) 2 2 2 4 4 4 
Load Calculated 
(kW) 2.49 2.33 3.42 3.85 4.2 
a. Ripple measured before L and C was 38 Vpp" 

3.74 
r 
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Figure 15. Output voltages and phase currents of inverter 
OG JAL PAGEI into pure resistive load half wave rectified. 
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4 kW PURE RESISTIVE 
INVERTER


OUTPUTl


VOLTIAGE 1 % ki


PHASEC 
CURRENT


RECTIFIEDI 
OUTPUT 4OVpk-pk 
VOLTAGE RIPPLE 
PHASE 
CURRENT 
Figure 16. Full wave rectified operation without filtering. 
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4 kW RESISTIVE LOAD 
Figure 17. Full wave rectified operation with filtering. 
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4 kW RLC LOAD 
OUTPUT 
VOLTAGE


PHASE 
CURRENT


PHASE A 1.1 MHz 
ADM-O06 PHASE B FULL LOAD 
INVERTER WAVE 9AD 
RECT. 
PHASE C 
Figure 18. Full wave rectified operation with RLC load. 
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DELCO ELECTRONICS 
MODEL ADM- 006-1NVERTER 
SPEC IFICATION 
Characteristics and Performance 
Required Input. A142 Vdc (high power source) 
120 V ac, 60 Hz (less than 300 mW for 
low power control electronics) Maximum 
Maximum Load Load Unbalance 
Output (120/208 400 11z): Balanced Load per Phase per Phase 
Continuous 15 KVA 5. 0 KVA 3 KVA 
Intermittent 25 KVA 8. 3 KVA 4 KVA 
Load Power Factor: Unity to Zero, leading or lagging 
Voltage Regulation: 3.3% 
(open loop) 
Distortion: 4% THD 
Ambient Air Temperature: 100C.to 500 C forced air cooled 
Size. 19'W, 28"H, 29-1/2" D 
(Enclosed rack cabinet) 
Weight: Cabinet 100 lbs. 
Inverter & Breadboard Structure 125 lbs. 
Total 225 lbs. 
Efficiency: 94% 
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'" I REVISIONS 
MESCRIPTION DATE I APPROVAL 
I. 	 PURPOSE


1.1 	 The purpose of this test procedure is to specify the test methods for


the verification testing of the Power Center Inverter (ADM-006) built by Delco


Electronics Division, General Motors Corporation under Contract NAS8-28645


2. 	 SCOPE


2.1 This procedure specifies the methods for testing the ADM-006 under


simulated loading conditions similar to those shich might be expected during


normal use. Methods for performing the following tests are specified herein


(a) 	 rated power output tests


(b) 	 rated output voltage tests


(c) 	 power factor and waveform tests


(d) 	 low input voltage tests


(e) 	 rectifier load tests.


3. 	 REFERENCES


3.1 The following documents form a part of this test procedure to the exent 
specified herein Unless otherwise indicated, the issue in effect on the date of 
invitation for bids or request for proposals shall apply. 
STANDARDS


MIL-STD-831 Test Reports, Preparation of


DRAWINGS


George C Marshall Space Flight Center


TBD 
(Copies of specifications, standards, drawings, and publications required by


contractors in connection with the application of this procedure should be obtained


from the procuring activity or as directed by the contracting officer.)


4. 	 ABBREVIATIONS


Not applicable


5. 	 RESPONSIBILITIES


5.1 Electronics and Control Laboratory - The Power Branch (EC12) or their


representative shall be responsible for the implementation of this procedure.
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6. PROCEDURES


6 1 Test Setup


6 1.1 	 Source Voltage Setup


(a) 	 Connect four HP6475A power supplies to ADM-006 as specified


in figure 1.


(b) Set all ON-OFF breakers on pover supplies to OFF


6.1.2 	 ADM-006 Setup


(a) Set INPUT BREAKER to OFF


(b) Set AUXILIARY 60 Hz switch to OFF


(c) Set INPUT CONTACTOR switch to OFF


(d) Set OUTPUT CONTACTOR switch to OFF


(e) Connect ADM-006 to 120 VAC/60 Hz power


6.1.3 	 Avtron Model T938 Load Bank Setup for 400 Hz Operation 
(a) Set all KW and KVAR dials to indicate zero.


(b) 	 Set COOLING AIR BLOWER switch to START The "Cooling Air Blower"


lamp, "Cooling Air Failure" Lamp, the cooling alarm, and the


"Air Failure Time Delay" will come on momentarily When


sufficient cooling air is being supplied by the fan, the three


air failure indicators will turn off and the "Cooling Air


Blower" lamp ill remain lit. 
(c) 	 Set the AIR FAILURE TIME DELAY to desired delay This can be


set between zero and five minutes.


(d) Set the MASTER LOAD switch to OFF


(e) 	 Set the individual phase switches, PHASE A, PHASE B, and PHASE C,


to ON


(f) Set MODE switch to BALANCED 3 PHASE. In this position real loading


and reactive loading is applied to all three phases by adjusting


the control switches for KW and KVAR respectively under PHASE


B to the desired value.


(g) Set the COOLING SYSTEM PROTECTION switch to ON.


(h) Set the LOW FREqUENCY PROTECTION switch to ON.
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6.1.3 	 Avtron Model T938 Load Bank Setup (Cont'd)


i) Set the FREQUENCY switch to 400 Hz.


(3) Set heater switch to ON. 
(k) Set 	 the Vernier INHIBIT Switch to OFF. 
6.1.4 	 Test Connections 
(a) Connect inverter to load bank as specified in figure 1. 
C) 	 Connect a DVM (Fairchild 7050 or equivalent) between V+ and common 
as specified in figure 1. 
(c) 	 Connect a DVM (Fairchild 7050 or equivalent) between V- and common 
as specified in figure 1. 
(d) 	 Connect a distortion analyzer (Hewlett Packard Model 30ZA or equiva­
lent), as specified in figure 1. 
(e) 	 Connect a voltmeter (Fluke 9500A or cquivalent) from PHASES A, B, 
and C to Neutral as indicated in figure 1. 
6.1.5 	 Test Equipment 
6.1.5.1 	 Instruments 
Digital Voltmeter, Fairchild 7050, Z Ea. 
Voltmeter, true RMS, Fluke 9500A 
Distortion Analyzer, HP3 3 1A 
6.1.5.2 	 Components 
Diode, IN 1189, 6 Ea. 
Capacitor, 480 u f, 125 V, 36 Ea. 
Resistor 604K, 3 Ea. 
Auto transformer, variable, 3 phase, 400 Hz, General Radio Co., 
Model MZOG3 
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6 2 Rated Power Output Tests


(a) 	 Set the Resistive KW Phase B control-swt-eh on thi lWrad bank to 
5 0 KW This automatically sets phases A and C to 5 0 KW 
(b) Set the AUXILIARY 60 Ht switch on the ADM-006 to ON


(c) Set the ON-OFF breakers on the HF6475A power supplies to ON


(d) 	 Adjust supplies for V+ of +142Vdc and V- of -14Z Vdc as indicated


on the two test meters


(e) Set the INPUT BREAKER on the ADM-006 to ON


Ut) Set the INPUT CONTACTOR on the ADM-006 to ON


(g) Set OUTPUT CONTACTOR to ON


(h) Set the MASTER LOAD switch on the load bank to ON


(i) 	 Monitor operation for a minimum of two hours as test for continuous 
rating 
(j) Fill in values in Column II of Table I


(k) At 	 completion of continuous balanced rating test, set MASTER LOAD


switch on the load bank to OFF and the OUTPUT CONTACTOR on the 
ADM-006 to OFF 
(1) Set MODE switch on the load bank to IND PHASE In this position 
loading of each phase is controlled by adjusting the individual


control switches


(W) 	 Set Resistive KW PHASE A and PHASE B to 5 0 KW and PHASE C to 
2 0 KW 
(n) Repeat steps (g) through i)


(o) Fill in values in Column Il of Table I 
(p) 	 At the completion of continuous unbalanced rating test, set the
 

MASTER LOAD switch on the load bank to OFF and the OUTPUT


CONTACTOR on the ADM-006 to OFF 
(q) Set MODE switch on load bank to BAL 3 PHASE and set RESISTIVE KW


PHASE B to 8 0 KW This automatically sets Phases A and C to 
8 0 KW 
(r) Set OUTPUT CONTACTOR on ADM-006 to ON and MASTER LOAD switch on 
load bank to ON
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6 2 Rated Power Output Tests (Cont'd)


(s) Monitor operation for one minute as test for intermittent rating

Fill in the values in column IV of Table I


(t) At 	 the completion of the balanced intermittent test set the MASTER


LOAD switch on the load bank to OFF and the OUTPUT CONTACTOR on 
ADM-006 to OFF Failure to disconnect the load after intermittent


test may result in damage to the inverter


(u) 	 Set MODE switch on load bank to IND PHASE, and set RESISTIVE KW 
PHASE A and PHASE B to 8 0 KW and PHASE C to 4 0 KW 
(v) 	 Set OUTPUT CONTACTOR on ADM-006 to ON and MASTER LOAD switch on 
load bank to ON 
(w) Monitor operation for one minute as test for intermittent rating


Fill in the values in Column V of Table I


(x) Set MASTER LOAD switch on load bank to OFF and OUTPUT CONTACTOR on


ADM-006 to OFF Failure to disconnect the load after intermittent


test may result in damage to the inverter


6.3 Rated Output Voltage Tests


(a) Set MODE swatch on load bank to BAL 3 PHASE


(b) Set RESISTIVE KW PHASE B to zero KW. This automatically sets Phases


A and C to zero KW 
(c) Set OUTPUT CONTACTOR on ADM-006 to ON


(d) Set MASTER LOAD switch on load bank to ON 
(e) Measure and record the values indicated in Table II


(f) Set MASTER LOAD switch on load bank to OFF 
(g) Set OUTPUT CONTACTOR on AIXM-006 to OFF 
(h) Repeat steps (c) through (g) with RESISTIVE KW PHASE B set to each


of the values specified in Table II Phases A and C are set


automatically to the value of Phase B


(i) Determine voltage regulation Voltage regulation no load to full


load shall be less than 4 5 percent


6 4 Power Factor and Waveform Tests


6.4 1 	 Inductive Loading


(a) Set MODE switch on load bank to BAL 3 PHASE
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6 4 1 	 Inductive Loading (Cont'd)


(b) Set the REACTIVE LOAD switch to INDUCTIVE.


(c) 	 Set RESISTIVE KW PHASE B to 4.62 KW This automatically sets 
Phases A and C to 4 62 KW 
(d) Set INDUCTIVE KVAR PHASE B to 8 0 KVAR This automatically sets 
Phases A and C to 8 0 KVAR 
(e) Set OUTPUT CONTACTOR on AD-006 to ON 
(f) Set MASTER LOAD switch on load bank to ON 
(g) Measure and record the values indicated in Table III for a power 
factor of 0 5 Total harmonic distortion shall not be greater
than 4 0 percent


(h) Set MASTER LOAD switch on load bank to OFF 
(1) Set OUTPUT CONTACTOR on ADM-006 to OFF 
(j) Repeat steps (d) through (1)with RESISTIVE KW PHASE B And 
INDUCTIVE KVAR PHASE B adjusted to each of the values indicated 
in Table III Phases A and C will be set automatically to the 
same value as Phase B as long as the Mode switch is in the DAL 
3 PHASE position 
6.4 2 	 Capacitive Loading


(a) Set REACTIVE LOAD switch on load bank to CAPACITIVE


(b) Set MODE switch to BAL 3 PHASE. 
(c) 	 Set RESISTIVE KW PHASE B to 0.58 KW This automatically sets 
Phases A and C to 0 58 KW 
(d) 	 Set CAPACITIVE KVAR PHASE B to 1.0 KVAR This automatically sets 
Phases A and C to 1 0 KVAR 
(e) Set OUTPUT CONTACTOR on ADM-006 to ON 
CM) Set MASTER LOAD switch on load bank to ON 
(g) Measure and record the values indicated in Table IV for a power


factor of 0 5 Total harmonic distortion shall not exceed 4 0


percent.


(h) Set MASTER LOAD switch on load bank to OFF 
Mi) Set OUTPUT CONTACTOR on ADM-006 to OFF
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6 4 2 Capacitive Loading (Cont'd)


(j) Repeat steps (e) through (j) with RESISTIVE KW PHASE B and


CAPACITIVE KVAR PHASE B adjusted to each of the values indicated
 

in Table 	 IV Phases A and C will be set automatically to the


same value as Phase B as long as the MODE switch is in the BAL


3 PHASE position


6 5 Low 	 Input Voltage Tests


(a) 	 Adjust the output controls of the H164754/power supplics to obtain


a balanced input of + 115 Vdc to the ADM-006


(b) Set 	 the mode switch on load bank to BAL 3 PHASE


(c) Set 	 all inductive and capacitive KVAR controls to zero


(d) Set RESISTIVE KW PHASE B to 5 0 KW This automatically sets Phases


A and C to 5 0 KW.


(e) Set 	 the OUTPUT CONTACTOR on ADM-006 to ON


(f) Set 	 the MASTER LOAD switch on the load bank to ON


(g) Measure and record the values indicated in Table V for the


indicated input voltage and a power factor of 1 0


(h) Set 	 MASTER LOAD switch on load bank to OFF


(1) Set 	 the OUTPUT CONTACTOR on ADM-006 to OFF


(3) Set 	 the REACTIVE LOAD switch to INDUCTIVE


(k) Set INDUCTIVE KVAR PHASE B to 6 67 KVAR This automatically


sets phases A and C to 6 67 KVAR


(1) Set 	 the OUTPUT CONTACTOR on ADM-006 to ON


(m) Set 	 the MASTER LOAD switch on load bank to ON


(n) Measure and record the values indicated in TABLE V for the indicated


input voltage and a power factor of 0 6
 

(o) Set 	 MASTER LOAD switch on load bank to OFF


(p) Set 	 the OUTPUT CONTACTOR on ADM-006 to OF


(q) Repeat steps (b)through (p) for an input of + 90 Vdc to the ADM-006


(r) Readjust power supplies for + 142 Vdc input to ADM-006
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6. 6 Rectified Output Test 
6.6.1 Avtron Model T938 Load Bank Setup for DC Operation 
CAUTION: 
All 	autotransformers (verniers) located on the Load Bank Control Panel must 
be disabled before applying DC voltage to the load bank. The VERNIER INHIBIT 
Switch disables the Resistive Verniers and must be ON during test. The REACTIVE 
LOAD Switch disables the Inductive and the capacitive Verniers and must be in the 
OFF position during test. Failure to observe this caution will result in permanent 
damage to the autotransformers. 
(a) 	 Set MASTER LOAD Switch to OFF. 
(b) 	 Set VERNIER INHIBIT Switch to ON. 
(c) 	 Set REACTIVE LOAD Switch to OFF. 
(d) 	 Set all KW and KVAR dials to indicate ZERO. 
(e) 	 Set COOLING AIR BLOWER Switch to START. 
(f) 	 Set COOLING SYSTEM PROTECTION switch to ON. 
(g) 	 Set AIR FAILURE TIME DELAY to three (3) minutes. 
(hN 	 Set individual phase switches, PHASE A, PHASE B, and PEACE C to 
ON. 
(i) 	 Set MODE switch to BALANCED 3 PHASE. 
CAUTION. Maintain MODE switch in BALANCED 3 PHASE position. 
With mode switch in individual phase position, unbalanced loading is possible which 
could result in excessive current in relay contacts in the load bank. 
(j) 	 Set LOW FREQUENCY PROTECTION switch to BYPASS. 
(k) 	 Set HEATER switch to ON. 
6. 6. Z Half-Wave Rectifier 
(a) 	 Set up test equipment in accordance with figure 2. The filter used 
shall be as shown in figure 5. 
(b) 	 Set the AUXILIARY 60 HZ switch on the ADM-006 to ON. 
(c) 	 Set the input voltage to the ADM-006 to + 142 Vdc. 
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(d) Set the INPUT BREAKER on the ADM-006 to ON. 
(e) Set the INPUT CONTACTOR on the ADM-006 to ON. 
(f) Set the OUTPUT CONTACTOR on the ADM-006 to ON. 
(g) 	 Set the RESISTIVE KW PHASE B selector on the load bank control panel 
to 2 DC (special marking). 
(h) Set the MASTER LOAD switch on the load bank control panel to ON. 
() 	 Measure and record the values indicated in Table VI in the half-wave 
column. 
(j) Set the MASTER LOAD switch to OFF. 
(k) Set the OUTPUT CONTACTOR TO OFF. 
6.6.3 Full-Wave Rectifier 
(a) 	 Set up test equipment in accordance with figure 3. The filter used 
shall be as shown in figure 5. 
(b) Set the OUTPUT CONTACTOR on the ADM-006 to ON. 
(c) 	 Set the RESISTIVE KW PHASE B selector on the load bank control 
panel to 4 DC (special marking). 
(d) Set the MASTER LOAD switch on the load bank control panel to ON. 
(e) 	 Measure and record the values indicated in table VI in the full-wave 
column. 
(f) Set the MASTER LOAD switch to OFF. 
(g) Set the OUTPUT CONTACTOR to OFF. 
6.6.4 Transformer Rectifier Loads 
(a) 	 Set up test equipment in accordance with figure 4. The filter used 
shall be as shown in figure 5. 
(b) Set the OUTPUT CONTACTOR on the ADM-006 to ON. 
(c) Adjust the Variac to obtain an output voltage of (TBD) Vdc. 
(d) 	 Set the RESISTIVE KW PHASE B selector on the load bank control 
panel to 2 DC (special marking). 
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(e) Set the MASTER LOAD switch on the load bank control panel to ON. 
(f) 	 Measure and record the values indicated in table VI in the transformer­
rectifier cohiiiin. 
(g) Set the MASTER LOAD switch to OFF. 
(h) Set the OUTPUT CONTACTOR to OFF. 
(i) Remove all power to the system. 
7. REPORTS 
7. 1 At the completion of the verification tests, a test report shall be prepared in 
accordance with Standard MIL-STD-831. The report shall include all test data 
and results. A reproducible copy of all data sheets shall be supplied to the pro­
curing activity. 
8. MODIFICATIONS OR CHANGES 
8. 1 Recommendations for Modifications or changes to the procedures specified 
herein shall be submitted in writing to the Chief, Power Branch (EC 12), Marshall 
Space Flight Center, Alabama 35812. 
Custodian: 	 Preparing Activity: 
ECIZ 	 ECIZ 
NASA/George C. Marshall George C. Marshall 
Space Flight Center Space Flight Center 
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Table I Rated Output Power Tests. 
I I I IV V 
Phase A 5 KW 5 KW 8 KW 8 KW 
Phase B 5 KW 5 KW 8 KW 8 KW 
Phase C 5 KW 5 KW 8 KW 4 KW 
(nominal) 
V+ to Com + 142 VDC + 142 VDC + 142 VDC + 142 VDC1 
V. to Corn - 142 VDC 142VDC­ 142 VDC - 142 VDC 
(nominal) 
VA-N , VB.N , vc.X 120 V 120 V 120 V 120 V 
(nominal) RMS RMS RMS RMS 
V+ to Corn 
V to Corn 
(maurd)~lf 
v 
A-N 
VBN 
vC.N 
(measured) 
' A 
IB 
C 
(measured) 
Load (Phase A) 
Load (Phase B) 
Load (Phase C) 
(measured) 
Total Load 
(measured) 
Note PF = 1.0 
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Table II Rated Output Voltage Tests.


Phase B 00 KW 1.5 KW 3 KW 4.5 KW 5 0 KW 
Balanced


3 6 Load No Load 4.5 KW 9 0KW 13 5 KW 15-0KW 
V+ to com + 142 VDC + 142 VDC + 142 VDC + 142 VDC + 142 VDC 
V to corn -142 VDC -142VfC - 142 VDC -142 VDC -142 VDC 
(nominal) - - - _


VAN' VBN, VCN 120 V 120 V 120 V 120 V 120 V


(nominal) RMS Rl4S RMS RMS RdS 
V+ to Corn 
V to Corn 
(measured)


...---­(measured) I --.­
+ 
VB-N
Vc-N


(measured) 
 3 
IA


B 
(measured) IN 
-
Note PF = 1.0 
Regulation (%) = 00 X VNL
 
VFL
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Table III. 
 Power Factor and Waveform Tests (Inductive Loads).


Resistive KW 
 2.5 3.0 3.5 4.0 4 5 50 

Per Phase 
 KW KW KW KW KW i KW 

Inductive KVAR 
 4.33 4 0 3.57 3.00 2. 18 0 

Per Phase 
 KVAR KVAR KVAR KVAR KVARi KVAR 

Balanced 
 15 15 15 15 15 15 

30 Load 
 KVA KVA KVA KVA KVA KVA 

Power Factor 
 0 5 06 0.7 0.8 0 9 1 0 

VLN (nominal) 
 120 120 120 120 120 120 

VR1S VRM VRMS VRMS VRMS VRMS 

V+ to Common


V- to Common


IA 
VA-N


B-N 
VC-N 
ThD 
Note Total harmonic distortion shall be less than 4%
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Table IV. Power Factor and Waveform Tests (Capacitive Loads). 
.58 .75 .98 1.33 2.06 

KW KW KW K W KW 

Resistive KW 

Capacitive KVAR 
 1.0 1.0 1.0 1.0 1.0 

Per Phase KVAR KIVAR KVAR KVAR [VAR 
Balanced 3.46 t3. 75 4.2 5.0 6.88 
3 Load KVA KVA KVA KVA KVA 
Power Factor 0.5 0.6 0.7 0.8 0.9 
VL (nominal) 120 120 120 120 120N 
 
VRMS VR1S VRM VPM 

V+ to Common 

V- to Qommon 
 j 
VAN 
VB-N


VC-N-. Iz-

THD

Note Total harmonic stortion shall be an 4.
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5.0 
KW


0
 
KVAR 
15 
KVA 
1.0 
120 

VVRS 
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-Table V. Low Input Voltage Tests.


T input,Voltage + 115 VDC + 90 VDC


Power factor 1.0 0.6 1.0 0 6 
Balanced 30 Load 15 KVA 15 KVA 15 KVA 15 KVA 
V+ to Corn 
V- to Corn 
I+ 
-­
I-.


'

A


IB


I C IN


THD
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Table V . 
Half Wave 
Rectifier Load Tests. 
Full Wave Transformer Rectifier 
I+ 
I 
IA 
, / IN 
Vout DC 
Iout DC 
Output 
Ripple 
Note Output ripple shall be measured ,itb 
(Tektronix Type 549 or equivalent) 
an oscilloscope 
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